I suspect hold times and other functional DRC on sequential logic checked only up to 5.5 volt best case(FF) corner is what that says. Basically, depending which part of the wafer process distribution the die comes from it may operate "flaky" over 5.5v.